Abstract-In 2008, Salahuddin and Datta proposed that a ferroelectric material operating in the negative capacitance (NC) region could act as a step-up converter of the surface potential in a metal-oxide-semiconductor structure, opening a new route for the realization of transistors with steeper subthreshold characteristics (S < 60 mV/dec). In this paper, a comprehensive physics-based surface potential and a drain current model for the NC field-effect transistor are reported. The model is aimed to evaluate the potentiality of such transistors for low-power switching applications. This paper also sheds light on how operation in the NC region can be experimentally detected.
I. INTRODUCTION
O NE of the most severe problems that is raised in the International Technology Roadmap for Semiconductors [2] is the increasing power dissipation density at the chip level that is caused by the relentless scaling down of transistors. This problem can be traced back to the difficulty in increasing the transistor subthreshold slope, which exhibits an apparent limit (termed as the Boltzmann tyranny) of S = 60 mV/dec at room temperature (RT). Recently, it has been suggested [1] that a metal-ferroelectric-semiconductor (MFS) structure could provide a feasible solution to step up the semiconductor surface potential (ϕ s ) above the gate voltage (V g ). The underlying idea consists of exploiting the negative capacitance (NC) region of the ferroelectric material [see Fig. 1(a) ], which is defined as C f = dQ/dV f , where Q and V f refer to the charge density per unit area and the voltage drop in the ferroelectric, respectively. Provided that the MFS structure could be operated in the NC region, ϕ s arising from the capacitance divider, which is formed by C f and the semiconductor capacitance, could be upconverted. This phenomenon could be used to enhance the electrostatic control of the gate electrode over the channel of a field-effect transistor (FET), thus opening a new route toward steeper subthreshold transistors exhibiting S < 60 mV/dec. In parallel with the efforts to demonstrate the validity of the proposed mechanism [3] , other developments have to be made in order to adequately model the surface potential upconversion and its impact on the drain current. To fill in this gap, an analytic physics-based surface potential and a drain current model for the NC-FET that is valid for all operation regions are proposed in this paper. For the sake of simplicity, a double-gate (DG) geometry was assumed, although the model can be extended to a single-gate or surrounding-gate geometry [4] - [6] .
II. MODEL
Consider an undoped or lightly doped (< 10 17 cm −3 ) NC-FET with a symmetric DG geometry [see Fig. 1(b) ]. Following [7] , where a DG-MOSFET is investigated, the electrostatic potential ϕ(x) in the semiconductor can be written as follows:
where q is the electron charge, n i is the intrinsic carrier concentration, ε s is the permittivity of the semiconductor, V is the electron quasi-Fermi potential, t s is the thickness of the semiconductor layer, and β is a constant to be determined from the boundary condition that is given as follows:
where Δφ is the work function difference between the gate electrode and the semiconductor. a 0 , b 0 , and c 0 are constants. Note that the left-hand side of (2) corresponds to V f . The right-hand side (RHS) represents the Q-V f characteristic of a ferroelectric oxide [see Fig. 1(a) ], according to Landau-Ginzburg-Devonshire's (LGD) phenomenological theory [8] . From this theory, in the vicinity of a phase transition, the voltage across the ferroelectric can be expanded in powers of the charge with coefficients that can be experimentally obtained. This is appropriate for a uniaxial ferroelectric as it is being considered in this work. The order of the expansion depends on the type of phase order transition. If the phase transition is of first order (BaTiO 3 could be a typical example), a fifth-degree 0018-9383/$26.00 © 2010 IEEE The coefficient a 0 ∼ 1/C f represents the inverse of the ferroelectric capacitance at low V f , and it is assumed to be a 0 < 0 as the key feature for upconversion. From Gauss's law, the total mobile charge per unit gate area can be determined using Q = 2ε s (dϕ(t s /2)/dx), which is equal to (2ε s )(2kT /q)(2β/t s ) tan β. Substituting Q(β) into (2) leads to the following:
where C s = ε s /t s is a structural capacitance. For a given V g , β can be solved from (3) as a function of V . The functional dependence of V (y) and β(y) is determined by the current continuity equation, which relies on the (drift-diffusion) current I ds = μW QdV /dy = constant, which is independent of V and y. The parameter μ is the effective mobility in the semiconductor, and W is the channel width. Throughout this paper, gradual channel approximation is assumed (see Section III).
Integrating I ds dy from source to drain and expressing dV /dy as (dV /dβ)(dβ/dy), the current reads as follows:
where β s and β d are the solutions of (3) corresponding to the cases V = 0 and V = V ds , respectively. Note that dV /dβ can also be expressed as a function of β by differentiating (3). Substituting these factors into (4), integration can be analytically performed to yield the following:
As expected, (3) and (5) reduce to the expressions for a DG-MOSFET [9] after the identification that a 0 = 1/C ox and b 0 = c 0 = 0, where C ox is the oxide capacitance. To compute I ds and simplify the description, we define the following two functions representing the RHS of (3) and (5), respectively:
The range of β is 0 < β < π/2. For the given V g and V ds , β s and β d are calculated from the conditions
, where
From (7), the drain current I ds ∝ g(β s ) − g(β d ) can be easily computed. Finding β s and β d can be geometrically interpreted as the intersection of f (β), with the load lines f (β s ) and f (β d ), respectively. Fig. 1(c) illustrates this situation, assuming the SBT as the ferroelectric material, which is characterized by the Landau parameters a = −1.3 · 10 8 , b = 1.3 · 10 10 , and c = 0 (SI units) at RT conditions [8] . Depending on the specific device geometry and the ferroelectric material, f (β) could be monotonous over the whole range of β, yielding a single-valued solution for both β s and β d , or, on the contrary, could exhibit a nonmonotonous behavior, yielding a multivalued solution for β s or both β s and β d . The nonmonotonous case is representative of hysteretic behavior. Combination of device geometry and ferroelectric materials leading to hysteresis should be avoided for conventional CMOS-like operation.
III. DISCUSSION AND APPLICABILITY OF THE PROPOSED MODEL
Here, we examine the step-up conversion capability of the analyzed device. Fig. 2(a) shows a plot of ϕ s versus V g of the MFS structure at RT for several t f values, where t s has been assumed to be 5 nm, and Δφ = 0 eV. As a general rule, high-t f values give rise to hysteretic behavior. Reducing t f , hysteresis disappears, and gain (G) 1 can be reached, where G is defined as dQ/dV g [see the inset in Fig. 2(a) ]. For low t f values, the step-up conversion capability vanishes. As a consequence of these constraints, a key part of the device design is to properly tune t f . Interestingly, the signature of operation in the NC region is a single-valued and peaked C g -V g characteristic [see Fig. 2(b) ], where a sharp peak is indicative of a large gain. For comparison, the C g -V g curve for an equivalent metal-insulator-semiconductor structure where C ox = 1/|a 0 | is shown. Now, let us show how the step-up conversion capability can be used as a mechanism to obtain steeper subthreshold transistors. Fig. 3 shows the transfer characteristic at RT for an NC-FET that is based on the analyzed MFS structure. A channel length of 1 μm and an effective mobility of 300 cm 2 /V-s have been assumed. The work function difference has been tailored to Δφ = −0.14 eV to provide an OFF-state current I OFF ∼ 3 · 10 −2 mA/μm, which is the representative of a low-standby-power transistor for the current 2010 node [2] . The ferroelectric oxide thickness that maximizes G has been found to be t f = 20 nm. Note that G > 1 in the MFS structure automatically translates into S < 60 mV/dec in the transistor transfer characteristic. This behavior is only observed in a limited range of V g . For comparison purposes, the transfer characteristic of an equivalent positive capacitance (PC)-FET, where C ox = 1/|a 0 |, is also included. Remarkably, the step- up conversion property can be used in CMOS logic to reduce the V dd bias voltage. For instance, if the ON-state current is fixed to I ON ∼ 600 mA/μm, a reduction of V dd ∼ 150 mV can be achieved. This property can also be used to increase the I ON /I OFF figure of merit for a prescribed V dd . It is worth mentioning that MFS structures are very difficult to process and that an insulating buffer layer in between the ferroelectric and the semiconductor is generally needed for a high-quality interface. This would avoid interdiffusion problems across both materials and rule out chemical reactions that degrade the properties of the ferroelectric oxide, the underlying semiconductor, or both, leading to electrically active defects at the ferroelectric/semiconductor interface [10] . The resulting metal-ferroelectric-insulator-semiconductor (MFIS) structure can also be the building block of an NC-FET, but an effective C f must be considered to take into account the additional capacitance that is introduced by the buffer layer. Even in the case that an MFS structure could be properly engineered, the presence of a nonswitchable insulating dead layer in the ferroelectric [11] would turn the MFS structure into an MFIS one in practice. The aforementioned effect can be accounted for by using an effective a 0 , i.e., a eff 0 = a 0 + (1/C b ), where C b represents the buffer layer capacitance, including the unintended presence of the dead layer. In the finite range where stepup conversion occurs, I ON for an NC-FET is higher than the equivalent PC-FET (see Fig. 4 ), where the output characteristics are compared.
It is well known that a physically short-channel transistor (even in the range of decananometers) can behave as a longchannel transistor one if properly designed [13] . For a DG-MOSFET, this condition holds for L > 2λ, where L is the channel length, and λ is the characteristic length over which the source and the drain perturb the channel potential, and could be estimated as λ ∼ (t s + 2(ε s /ε ox )EOT)/π, where the term between the parentheses represents the effective device thickness, and EOT is the equivalent oxide thickness [13] . For the NC-FET under study, assuming that the gate stack includes a silicon oxide buffer layer of thickness t ox , the EOT can be estimated as ∼ t ox + a 0 ε ox , where ε ox represents the relative permittivity of the oxide. Typical values of the correction term |a 0 |ε ox for common ferroelectric materials with |a| ∼ 10 7 −5 · 10 8 m/F, assuming t f ∼ 100 nm, are ∼0.01-0.5 nm. Remarkably, a 0 < 0 implies that the EOT is smaller than the one that could be obtained with an equivalent PC gate stack, meaning that the effective device thickness of the NC-FET is smaller than the equivalent PC-FET. This effect is beneficial with regard to immunity to short-channel effects.
IV. CONCLUSION
In summary, a physics-based analytical surface potential and drain current model for long-channel NC-FETs has been derived from the LGD theory, the Poisson's equation, and the current continuity equation. An SBT ferroelectric has been considered to quantitatively illustrate the model outcomes, but an improved performance can be achieved in terms of gain and V g range using properly engineered ferroelectric materials [10] , [12] . It has also been demonstrated that the operation in the NC region of the ferroelectric has a beneficial effect with regard to immunity to short-channel effects, and from a practical viewpoint, it has been shown how the signature of NC should manifest in experiments. Although the reported model has been mainly discussed for operation in the NC region of the ferroelectric looking for low-power switching applications, its formulation is more general since it additionally describes the hysteretic behavior and is therefore useful as a surface potential and drain current model for ferroelectric FETs as the building block of nonvolatile memories.
